MCU                NVRAM
P0       <-->      D0...D7
P0 ---> latch ---> A0...A7
ALE ----^
P2       --->    A8...A14 (P2.7 is not connected)
/WR      --->      /WR
/PSEN    --->      /OE
GND  ---> SV --->  /CS