Hi Roberto,

The gates for the Key/Led access must be OR's instead of AND's (i can't give a precise reference because you've postet a not complete annotated schematic, not very wise)

Maybe you should also add a nice reset capacitor.

Cheers, Roger