Email: Password: Remember Me | Create Account (Free)

Back to Subject List

Old thread has been locked -- no new posts accepted in this thread
???
04/02/08 12:01
Read: times


 
#152878 - Found a minor issue in hardware...not dealbreaker
Responding to: ???'s previous message
The bypass cap across the MPU was misrouted to the main bus ground instead of VDD to VSS directly, that got rid a some line spikes......didn't affect performance after the fact.

Also increase the LDO PS caps from reference spec and that also helped, now the noise floor is around 15mV on a 3.3V rail including switching and ripple.

So not to bad for a Rev 1 design.

I'll review all great advise here and see what works best, but overall everything is moving in the right direction!

Thanks for all the help once again

List of 12 messages in thread
TopicAuthorDate
Adding hysteresis on top of my sampling            01/01/70 00:00      
   my method            01/01/70 00:00      
   For this to work...            01/01/70 00:00      
      adaptive delta ... ?            01/01/70 00:00      
      All data is keep in eeprom            01/01/70 00:00      
         What does the oscilloscope tell you?            01/01/70 00:00      
         not a good ides            01/01/70 00:00      
   Median filter ?            01/01/70 00:00      
   are you using an RC low pass before the ADC?            01/01/70 00:00      
      check here            01/01/70 00:00      
      Found a minor issue in hardware...not dealbreaker            01/01/70 00:00      
   Low Pass Filter in Software            01/01/70 00:00      

Back to Subject List