My instructor said it could be accomplished using simple gates

Does that mean that he wants you to implement this in gates; ie is this an exercise in logic design?

For each of your output bits, you need to consider what input patterns 'set' that bit; then you perform your logic minimisation techniques to get your final gate design.