Hi Peter,

Yes, your method could save an extra inverter IC, but it also uses up a timer along with the hi-to-lo ext interrupt. If a timer cannot be sacrificed, the NOT gate would be a better method. If a spare timer is available, your method makes more sense

kundi