Hi Bert

I did try checking the busy bit as follows,

check:
setb en
clr di
clr rw
mov a,data
jb acc.7,check
clr en
setb di
ret

I found the response was varying, so I settled for a standard delay as per the data sheet.

Is the check loop that I am following correct?

regards
Pramod Kumar