I have a demo version PeakVHDL. It puts a limition on the number of entities (3 or 4, that's about it) you can have on one project. Let me know if you are interested.

You may want to stay away from Xilinx software, since it requires you to sythesis down to gate level before you can simulate your design.