??? 06/10/05 14:07 Read: times |
#94616 - My master is sending data repeatedly Responding to: ???'s previous message |
Hi,
Thank you for replying. I have configured my cross bar registers as follows: mov xbr0,#006h ;XBAR0: Initial Reset Value mov xbr1,#014h ;XBAR1: Initial Reset Value mov xbr2,#040h ;XBAR2: Initial Reset Value This means that my XBARE is set to '1' so the SPI is enabled. My port 0 settings are as follows: mov p0mdout,#015h I am able to see a clock of 110.6 khz at my SCK line. I can see this clock only when I move data into my SPI0DAT register. I have the following settings for SCK: mov spi0cn,#003h ;SPI Control Register mov spi0cfg,#007h ;SPI Configuration Register mov spi0ckr,#063h ;SPI Clock Rate Register Whats happening is that my Master i sending two bytes of data for 16 clock cycles (03h,01h) Then its sending another 16 bits (00h,00h) for the next 16 clock cycles. This is again followed by 03h,01h for the next 16 clock cycles. I havent connected my NSS pin to the slave. Should I be making NSS ='0' before every transfer. Then make it go to '1' after every transfer? Thank you, Mahathi |
Topic | Author | Date |
SPI Help | 01/01/70 00:00 | |
No ? | 01/01/70 00:00 | |
Do you Strobe your Data? | 01/01/70 00:00 | |
HW solution | 01/01/70 00:00 | |
Connection ... | 01/01/70 00:00 | |
No Strobing | 01/01/70 00:00 | |
No Strobing -> no way !!! | 01/01/70 00:00 | |
continuous | 01/01/70 00:00 | |
use the chips capabilities | 01/01/70 00:00 | |
I am using hardware | 01/01/70 00:00 | |
seek and ye shall find | 01/01/70 00:00 | |
f120 & SPI | 01/01/70 00:00 | |
Why so narrowminded | 01/01/70 00:00 | |
real time clock | 01/01/70 00:00 | |
Re: Why so narrow minded? | 01/01/70 00:00 | |
93x | 01/01/70 00:00 | |
C8051F022, Need SPI help with 8051 | 01/01/70 00:00 | |
Re:Mahathi's c8051f022 | 01/01/70 00:00 | |
My master is sending data repeatedly![]() | 01/01/70 00:00 |