| ??? 12/17/07 14:01 Read: times |
#148380 - if you read the OP Responding to: ???'s previous message |
True, but with usual bit rates (let's use 115200 bps), even a 16 MHz 12-clocker has about 115 cycles before that happens. If your other ISR blocks the CPU for 115 cycles, it might just be too long
If you read the OP, you easily get the impression that 115 Icycles will be longgone before the serial ISR get enabled. I do, of course, agree that the serial ISR often is a candidate for 'occasional disable' however, IMHO ANY disabling of ANY interrupt (for more than e.g. a few cycles to handle atomicity) should be avoided like the plague. Erik |



