Thanks a lot for that link, but i am still searching for a verilog design, as i have no VHDL simulator for synopsis, just pure verilog.

The dalton project has no peripherals implementet and the core itself seems to be nearly ready.

If anybody else has any link for that topic ...


Michael