Hi there. All port latches are written by 0xFF when the chip comes out of reset. Which means, P0 is high-Z (configured for input), rest of the ports are being driven to 0xFF, means they are also configured for input.

P.S. Only P0 does not have internal pull-ups, so it is high-Z.

Regards
Aman