I take it that you are implementing a preemptive model and performing the task context switching in the ISR. In addition to the register bank(s) in use by a task, the task's context would also include the B register, the stack pointer, and the task's stack "frame".