just think about it for a bit.
1) P0 is not affected by ERAM access.
2) If P2 were for ERAM access that would defeat the whole purpose of internal RAM which is to make all port pins available for I/O.

Someone (I do not recall which) has a derivative with an "internal memory access by Ri high address sfr".

Erik