Actually, with some limitations you can easily give up the CPLD. I.e. use the highest address bit as Chip Select for enabling one of two buffers on the data line, one for RAM, one for IO, so everything below #8000h is memory, above is IO.

Now the tricky question is, can you use your ports simultaneously for IO and as CODE MEMORY? :)