I have just added a perl script and test bench I found which is very usefull for generating fractional clock dividers in verilog and vhdl,usefull if your main 8052 clock and clock required for the vga controller isnt an easy ratio for example.Lots of comments and a description of the theory behind the code.I stuck it in pc applications as it didnt seem to fit anywhere else.