A xilinx guy told me that a lot of asic developers are using it to prototype designs because of the problems of trying to formally prove a huge design or even simulate an asic with computer run times of weeks,and they are hoping that they will win designs from full asics when customers deside to stick with the virtex4 rather than going the whole hog and cutting an asic.