If you clear ET0 bit, you only deactivate interrupt for Timer0, however timer is continue.
TF0 flag is set after interrupt occur.
Your code between clear and set ET0 is longer as overflow occurs.
You must get status of TF0 and reset you, if this status is was set.