Hi Erik,


You say:
A cap within 5mm of every VCC and a tantalum in parrallel at uC and memory is my rule.

Sounds like good advice to me.

I usually put a 0.1uF monolitic ceramic on every IC, but what value do you sugest for the tantalum ??

Regards,

Kat. (Still learning and lots to learn.)