| ??? 11/23/01 18:16 Read: times |
#16870 - RE: Clarification. |
I would do this with an FPGA, or a big CPLD.
|
| Topic | Author | Date |
| T1 to T1 Time slot interchange. | 01/01/70 00:00 | |
| Clarification. | 01/01/70 00:00 | |
| RE: T1 to T1 Time slot interchange. | 01/01/70 00:00 | |
| RE: Clarification. | 01/01/70 00:00 | |
| RE: Clarification. | 01/01/70 00:00 | |
Thanks | 01/01/70 00:00 |



