Yes, an FPGA or CPLD could do the Layer-1 shifting of the bitstreams from one timeslot to another, but I think you'd still need a processor to cope with the signalling.

If you're shuffling the Bearers, you'd need to make corresponding changes in the signalling channel - otherwise you'd have crossed-lines big time!