Some of the IC solutions to this problem use a simpler gated oscillator technique. Drive to the FET is of fixed frequency and duty cycle and is simply gated on or off depending on whether the output voltage is below or above the set point. A bit of hysteresis is usually included in the control loop which tends generate ripple on the output, however this is usually acceptable provided the application isn't too demanding.