The Triscend E5 has one spare bit-addressable location in its SFR address space (0xC0). So I suppose you could map a command and/or status register into that gap and bit address it?
(I haven't actually tried this yet).

Alternatively, you could implement it in the XDATA space using the on-chip configurable logic - much as Michael has suggested for CPLDs.