OK, if the time HAS to be external (why) then:
external Gate signal to ...? T0 and an edge triggered interrupt through an inverter.
Counter stops counting when timer IRQ occurs in this case right ?
Yes and no. When the gate signal drop, the counter stop counting AND you get an interrupt. This way there is no latency concern.

Erik