Email: Password: Remember Me | Create Account (Free)

Back to Subject List

Old thread has been locked -- no new posts accepted in this thread
???
04/17/08 15:22
Read: times


 		 #153627 - ????
Responding to: ???'s previous message
or a wire-or-ed output
why would that need open collector (there will be a pullup resistor) OK, of course, if you have a million nodes, the paralleled weak pullups may get you too low.
Anyhow, I just realize an advantage of open drain in wired or: if you switch one node high p1-p3 will briefly do a "strong pullup" and if you have a weak pulldown node that may be overcome.

ANYHOW, the (dis)advantages of open drain or quai-bidirectional are subtle.

Erik

List of 33 messages in thread
TopicAuthorDate
about port 0 0f 8051mc            01/01/70 00:00      
   already answered            01/01/70 00:00      
      P0 pullups            01/01/70 00:00      
         Tristate (pedant mode)            01/01/70 00:00      
         This thread turns to helter-skelter            01/01/70 00:00      
         I never heard of that            01/01/70 00:00      
            I never heard of that ?            01/01/70 00:00      
            I never heard of that ?            01/01/70 00:00      
               Tristate (pedant mode, again)            01/01/70 00:00      
                  three states            01/01/70 00:00      
                     not at all confusing            01/01/70 00:00      
               confusing open drain/collector with tristate ...            01/01/70 00:00      
                  Not quite true            01/01/70 00:00      
                     much 'can' be done            01/01/70 00:00      
   read the datasheet ... it is "open-drain"            01/01/70 00:00      
      advantage            01/01/70 00:00      
         that it is not clogged            01/01/70 00:00      
            or a wire-or-ed output            01/01/70 00:00      
               ????            01/01/70 00:00      
         How would you realize an input /output topology?            01/01/70 00:00      
            why            01/01/70 00:00      
               this is the diagram of the "inside" of chip            01/01/70 00:00      
            please comment            01/01/70 00:00      
               1) Maybe, 2) False, 3) False            01/01/70 00:00      
               FAQ            01/01/70 00:00      
               Have you read at all what I wrote??            01/01/70 00:00      
   Port 0            01/01/70 00:00      
      Hhm, still no answer??            01/01/70 00:00      
         This doc explained everything            01/01/70 00:00      
            it should be the first reference!            01/01/70 00:00      
      P0.1            01/01/70 00:00      
         start a new thread            01/01/70 00:00      
         yes to both - it\'s \"bible time\"            01/01/70 00:00      

Back to Subject List