Ah well thats nothing ;-)
The trick when you are designing with VHDL is you can write a behavioural description which will compile and simulate perfectly.Yippeeeee!!! you shout,only to find that the synthesis tool says that there is no physical way to implement the code.This happens all the time when beginners try to write finite state machines with strange clocking schemes.