It's not necessary, though. The data move INTO the data buffer is both fast and time-critical. The MCU's task is not so tightly constrained. The two processes have to occur concurrently, though, so the SRAM has to be accessed by the DMAC during nPSEN cycles of the MCU. That requires a pipeline register and some logic to manage the timing.

RE