Interesting that you should concider vhdl a joke its just another language like any other.As for 18 declarations of things its doesnt actually hold true if you use the proper declaration bodies.unfortunatly its about the only decent tool available and its a lot better than verilog which is the alternative design entry language.