Just a question, what issue makes SDRAM challenging to 8051 implementation (or more of a challenge than std DRAM).

RAS/CAS, Refresh and Multiplex Address Generation is pretty staight forward. I say this based upon when i implemented a 16X1M DRAM array to a vanilla 8751.

thanks,
p