It simply means that the bit fields are alligned with each other and so are in phase,obviously the master clock is a intger multiple of the data clock and so you will see an integer multiple master clock transistions for each data clock transition.I am surprised that nobody has suggested using a phase locked loop.