??? 01/30/05 23:38 Read: times |
#86143 - New questions Responding to: ???'s previous message |
Hi,
xapp073: Designing with XC9500 CPLDs, page 25 says: 1. Tie unused inputs to ground. Now, 1) In a "combinational only" 9572 with no used registers, is it OK to ground /O/GCK, I/O/GSR and I/O/GTS? 2) Is grounding unused pins all we gotta do? Is it not necessary to I don't know program them or whatever? 3) The JTAGs. Is it enough to connect'em to some 4 pin header on PCB? Is that it? (I have not bough the cable yet.) 4) Do I really have to download the 160MB file? Any body from Tehran happen to have it? 5) The WebFitter...I can't upload my decoder.abl file. xapp104: A Quick JTAG ISP Checklist, page1 says: 2. Provide both 0.1 NF and 0.01 NF capacitors at every VCC point of the chip, attached directly to the nearest ground. I know each of these two capacitors bypass a portion of rf noise or someting, Also I happen to know that each of these capacitors have unique frequency behavior, but is it not enough to put a 100nF tantalium -not electrolyte- capacitor instead? Best. |
Topic | Author | Date |
CPLD/ABEL question/invitation | 01/01/70 00:00 | |
CPLD questions | 01/01/70 00:00 | |
ABEL questions | 01/01/70 00:00 | |
vell... | 01/01/70 00:00 | |
Minimisation | 01/01/70 00:00 | |
NP complete | 01/01/70 00:00 | |
Answer to the third question | 01/01/70 00:00 | |
CPLD headstart (ppt) | 01/01/70 00:00 | |
New questions | 01/01/70 00:00 | |
new answers | 01/01/70 00:00 | |
JTAG pull-up | 01/01/70 00:00 | |
re: JTAG pull-up | 01/01/70 00:00 | |
NP completness | 01/01/70 00:00 | |
basic error | 01/01/70 00:00 | |
Eric | 01/01/70 00:00 | |
How to Build a Jtag Cable | 01/01/70 00:00 | |
pegboard | 01/01/70 00:00 | |
jtag cable![]() | 01/01/70 00:00 |