You could always clock the byte wide data out of the SRAM, reducing the requirements by a factor of 8 (128K sram or two x 64K. Less fancy logic. Brute force and fast chips.

Steve