Email: Password: Remember Me | Create Account (Free)

Back to Subject List

Old thread has been locked -- no new posts accepted in this thread
???
02/17/05 04:40
Read: times


 
#87735 - well...
Responding to: ???'s previous message
i have 3 signals that can not be more than 150 ns desyncronized

the first signal is the master clock (2.048Mhz)
then there is another one 8 times slower (256kHz)
then there is another one that is 32 times slower than master clock (64Khz). This is a special signal because the time high is a period of the master clock. this is a periodic signal of 10 pulses, the first and second pulse does not have to ocurr, the next 8 have to occur.

Doing this validations with CMOS will result in a naughty delay, i was thinking in using LS and then put some delay lines. I guess i could use something fast as a FPGA but i don't have any experience in this and i have to finish this ASAP

List of 37 messages in thread
TopicAuthorDate
Problem getting 8051 chip to work            01/01/70 00:00      
   tie ~EA pin to Vcc            01/01/70 00:00      
      tie Vpp/~EA pin to Vcc            01/01/70 00:00      
         to connect or not?            01/01/70 00:00      
            conbnect            01/01/70 00:00      
            If it helps....            01/01/70 00:00      
               Reset Capacitor            01/01/70 00:00      
            connect            01/01/70 00:00      
      T89C51RD2            01/01/70 00:00      
         This device is ISP            01/01/70 00:00      
   VCC and GND?            01/01/70 00:00      
   I think you do not load            01/01/70 00:00      
   Series resistor for LED?            01/01/70 00:00      
      74F14            01/01/70 00:00      
         give me +1 too            01/01/70 00:00      
            done            01/01/70 00:00      
      Sorry            01/01/70 00:00      
         LED Polarity            01/01/70 00:00      
            Does not seem to be the cause            01/01/70 00:00      
   Ouch!            01/01/70 00:00      
      FAST-TTL and breadboarded design            01/01/70 00:00      
         Ground bounce            01/01/70 00:00      
            Bad news 74F =(            01/01/70 00:00      
               HCT?            01/01/70 00:00      
                  LS, HCT and maybe AHCT            01/01/70 00:00      
            Got it            01/01/70 00:00      
               wire wrap and breadboards            01/01/70 00:00      
                  I use protoboard            01/01/70 00:00      
                     the problem with that is            01/01/70 00:00      
                        Thanks            01/01/70 00:00      
                     Why do you want to use 74F chips?            01/01/70 00:00      
                        well...            01/01/70 00:00      
   maybe you are still in ISP mode?            01/01/70 00:00      
   1st things 1st please            01/01/70 00:00      
   Thanks            01/01/70 00:00      
      bounce on non PCB            01/01/70 00:00      
   Analytical thinking            01/01/70 00:00      

Back to Subject List