Email: Password: Remember Me | Create Account (Free)

Back to Subject List

Old thread has been locked -- no new posts accepted in this thread
???
03/11/05 15:08
Read: times


 
#89464 - WEOT: Inconvinient Pinouts.
Dear Forum Members,

Most of the IC's have illogical and inconvinient pinouts. For example: We [ designers ] prefer that databus D0-D7 on an IC must be in one row, I mean pins D0 D1 D2 .. D7 must be next to each other in a line But in a lot of cases its not. What makes these manufacturers have these inconvinient of pinouts? Why cannt they make the pinout in a manner that simlifies the PCB layouts.

Have a nice weekend.

Regards,
Prahlad Purohit

List of 21 messages in thread
TopicAuthorDate
WEOT: Inconvinient Pinouts.            01/01/70 00:00      
   Cranky pin outs            01/01/70 00:00      
      some like the mother, some the daughter            01/01/70 00:00      
         Z80 family            01/01/70 00:00      
   Not necessarily bad...            01/01/70 00:00      
      It will work.......            01/01/70 00:00      
         When and when not?            01/01/70 00:00      
            RAM/EPROM            01/01/70 00:00      
               Many tolerate it, but some not!            01/01/70 00:00      
   inconvenient pinouts            01/01/70 00:00      
      or thread between pins...            01/01/70 00:00      
      Re: Living in past.            01/01/70 00:00      
   the real question            01/01/70 00:00      
      Errr...... probably            01/01/70 00:00      
      Actually...            01/01/70 00:00      
   erk            01/01/70 00:00      
      Do you mean the package?            01/01/70 00:00      
   package            01/01/70 00:00      
   Max 7301            01/01/70 00:00      
   All in a days work.            01/01/70 00:00      
      FPGA pinouts            01/01/70 00:00      

Back to Subject List