hello,
i want to interface simple sram with has 100ns access time with cpld and 89c52.
my cpld will only read the data from sram . i want to know know timing diagram to access data from sram.

Will it be ok????if i dont toggale the chip enable & output enable i.e ce,oeafter changing address.. as i need to access many bytes of data from diff. addresses.