As you may have noticed the problem with opencores.org is that there is no standardisation on the tools used so sometimes you get verilog with a wishbone interface other times vhdl with no wishbone and testbenches are optional it seems.