Apart from the trigger and the sampling rate,having the sram and r#the cpld seperate doesnt make a lot of sense,it would be better to use a fpga with lots of embedded sram such as the xilinx virtexII to implement the fifo.