I had the same timing questions about the AT89C51RD2, so I sent an e-mail to Atmel support. There response was:

The minimum hold time of PSEN=0 is one cycle before and 1 cycle after the Reset falling edge.

They also included a sample circuit for a not-yet-available demo board.

-- Tom Bachmann