??? 02/02/07 08:30 Read: times Msg Score: +1 +1 Good Answer/Helpful |
#131916 - now THIS is a BAD documentation Responding to: ???'s previous message |
K.ganeshan said:
Extract from Datasheet: Active-LOW reset. On-chip power-on reset allows operation without external reset components. A reset counter and reset glitch suppression circuitry prevent spurious and incomplete resets. Great. However, there is no single line on external reset requirements. K.ganeshan said:
Only power and ground connections are required to operate the P89LPC932A1 when
internal reset option is selected. The web is full of cries of those who relied on the internal reset of LPC9xx and did not read all those small letters... The internal reset does not work reliably if VCC does not get below 0.2V... This is as bad as telling "RC reset is OK if VCC slew is better than xxxV/ms"... JW PS. There are a few hints, though. In the characteristics in datasheet is a mention of the glitch rejection on /RST pin; and IMHO more importantly, the ISP entry diagram states a minimum of 50us between VCC rampup and /RST release, which I would take at least as a rough guide to determine the /RST pulse requirement. There is no guarantee in it though and NXP does a bad service for developers by (sometimes deliberately) omitting a lot of vital information from the datasheets... |