First things first,If you can read and fully understand someone elses design for a core then you are doing pretty well,VHDL isnt the most readable of languages.there is too much oportunity for devious tricks,the use of packages and functions can lead to very confusing code.