Email: Password: Remember Me | Create Account (Free)

Back to Subject List

Old thread has been locked -- no new posts accepted in this thread
???
08/19/07 15:01
Read: times


 
#143400 - Observation technique affects the outcome
Responding to: ???'s previous message
Kai Klaas said:
I would suggest to add pull-downs at inputs of battery powered CMOS-RAM. Why? Extremely low supply current consumption of these CMOS-RAMS is only valid, if input levels are either exactly 0V of Vcc, otherwise the current consumption can heavily increase!

I'm persuaded that it isn't a good idea to bias nWE and nCS in the negative direction, as we don't know what the behavior of the associated logic will be as Vcc falls. Also, if one's trying to discern the behavior of the MCU or BBRAM in this context of falling Vcc, affecting the bias on addresses and data may be disadvantageous in determining the actual behaviors of these components. I'm not sure of that, but with larger resistor values, there may be less risk of losing valuable information (not the memory content, but the way in which it is altered, if at all).

If you power down your digital circuit, then the unavoidable leakage currents (out or into the CMOS-RAM) can cause relevant voltage drops across the substrate pn-junction of micro or eventual protections diodes at its inputs, causing the input voltage of CMOS-RAM floating to unsanely high levels, causing an excessive supply current.

100kOhm pull-downs is enough normally.

I'd guess that 1 Meg or even 10 Meg resistors would do the job.
Kai


Teasing out an intermittent failure such as what we're discussing is not a simple task, and I'm somewhat hesitant to bias the outcomes with added components. Wildly fluctuating power consumption is not so likely to produce the fault that is being sought out, since it's in a situation in which power is decaying anyway.

From where I sit, ideally, one would attempt to produce a consistent result, either a consistent failure, or a consistent absence of one, and then try to draw valid conclusions from the circumstances. What we have encountered so far, however, is an intermittent failure that gives no hint as to its origin.

RE




List of 39 messages in thread
TopicAuthorDate
the mysterious data loss in BBRAM            01/01/70 00:00      
   I just used the Dallas parts!            01/01/70 00:00      
      I've heard only praises to the Dallas chips, too..            01/01/70 00:00      
         I agree re Dallas            01/01/70 00:00      
            another method            01/01/70 00:00      
               I don't understand            01/01/70 00:00      
                  nah            01/01/70 00:00      
                     ... I just would expect that..            01/01/70 00:00      
                        You are absolutely right, of course!            01/01/70 00:00      
                     You should dig deep when posting here!            01/01/70 00:00      
                        nope, but ...            01/01/70 00:00      
                           But, what if your post is just wrong??            01/01/70 00:00      
                              well, it was not            01/01/70 00:00      
                                 What has this to do with Jan's application??            01/01/70 00:00      
                                    everything            01/01/70 00:00      
                                       When you use a second supervisor chip, ...            01/01/70 00:00      
                                          it does - IF            01/01/70 00:00      
                                             For occasional writes you have the FLASH            01/01/70 00:00      
                                                this depends on application, too            01/01/70 00:00      
                                                   But why??            01/01/70 00:00      
                                                      early power fail interrupt .....            01/01/70 00:00      
                                                         this is the purpose of reset            01/01/70 00:00      
                                                            Sadly, there's no guarantee it does that!            01/01/70 00:00      
                                                               ensure the same voltage on mcu and RAM/supervis            01/01/70 00:00      
                                                               yeah, sure            01/01/70 00:00      
                                                            OK, once more            01/01/70 00:00      
                                                               given a proper ground and power plane ...            01/01/70 00:00      
                                                         I have to agree ...            01/01/70 00:00      
                                             this depends on application            01/01/70 00:00      
                                             There's room for doubt ...            01/01/70 00:00      
                                       thanks            01/01/70 00:00      
                                 sounds reasonably            01/01/70 00:00      
   Pull-downs at inputs of battery powered CMOS-RAM            01/01/70 00:00      
      Observation technique affects the outcome            01/01/70 00:00      
         Some comments and two questions            01/01/70 00:00      
   Designing a pre-test environment ...            01/01/70 00:00      
      Eager to hear the results!            01/01/70 00:00      
         You'll have to be patient ...            01/01/70 00:00      
   Has anyone tried THIS?            01/01/70 00:00      

Back to Subject List