Email: Password: Remember Me | Create Account (Free)

Back to Subject List

Old thread has been locked -- no new posts accepted in this thread
???
11/06/07 22:56
Read: times


 
Msg Score: +1
 +1 Informative
#146705 - Latched-up CMOS!
Responding to: ???'s previous message
a BADLY WRITTEN runaway code may kick an external dog as easily as a BADLY WRITTEN runaway code may kick the internal dog.

I use a triple check mechanism to trig the WD circuit continuously so if any of those conditions are missing the WD will bite the CPU.


What is the duration of the reset pulse, then? And, have you verified that the clock is running? (on ALE, perhaps, or, with sufficient care (high impedance probe) directly on the crystal pins)

The pulse width is very longer than normal, something around 5ms. The CPU is given enough recovery time after the reset pulse. Well, I did check the clock input and it seemed to function normally.

While I don't claim there is no internal flaw in the logic in the said mcu, there are certainly also mechanisms how to kick a modern CMOS to - temporary or permanent - death. If, as a consequence of some strong pulse, some of the internal CMOS gates latches up (do you know this effect, Farshad?), that gate cannot perform its logic function anymore, and stays dead - either until power cycle, or permanently.

That's the possibility that I was thinking about. Apparently, some gates go to an irrecoverable latched-up state. However it is a matter of interpretation to consider it as a design flaw or a natural behaviour of MCU. Ask me and I'll tell that it is a design bug because RESET is your last resort when things go wrong and what else can I do? Force the watchdog circuit to unplug/plug the power cord? :)

Though I'm not an expert in the field I believe that a good MCU design can overcome "the latched-up gate problem" by providing external mechanisms that either use non-CMOS gates or implement some sort of a backup circuit that can reactivate/bypass the reset mechanism.

The lesson I've learned is that you shouldn't only rely on RESET functionality when you design a device which must function in a 7/24 manner. The first step must be eliminating the EMI if possible. The second stop is to protect your MCU against EMI as much as you can. The 3rd step is using a well designed external WD circuit.




List of 88 messages in thread
TopicAuthorDate
Atmel 89 Series and EMI            01/01/70 00:00      
   FAQ            01/01/70 00:00      
      Thanks, but...            01/01/70 00:00      
         yes it is            01/01/70 00:00      
            EMI design consideration...            01/01/70 00:00      
               reset pulses?            01/01/70 00:00      
                  Finally a note to the OP            01/01/70 00:00      
                     well, sometimes...            01/01/70 00:00      
                     Fire Extinguisher            01/01/70 00:00      
                        extinguisher            01/01/70 00:00      
                  Latched-up CMOS!            01/01/70 00:00      
                     logic, and beyond            01/01/70 00:00      
                     not a cure            01/01/70 00:00      
   EMI Design            01/01/70 00:00      
      restated in one sentence            01/01/70 00:00      
         Don't jump to the conclusion...            01/01/70 00:00      
            then just say "outside the specs, no can do"            01/01/70 00:00      
      Thanks...            01/01/70 00:00      
   What PCB do you use?            01/01/70 00:00      
      Two Layer            01/01/70 00:00      
         No surprise, then!            01/01/70 00:00      
            Ground...            01/01/70 00:00      
               About naked firefighters...            01/01/70 00:00      
               Absolutely it is fair            01/01/70 00:00      
   Some advice            01/01/70 00:00      
      Yes, it's a bunch of measures...            01/01/70 00:00      
      Good points.            01/01/70 00:00      
         No, no, no,....            01/01/70 00:00      
            Remember            01/01/70 00:00      
         CMOS Latch up            01/01/70 00:00      
         NOPE            01/01/70 00:00      
            You think so...            01/01/70 00:00      
               No, it is not            01/01/70 00:00      
               A proper design would stand it!            01/01/70 00:00      
                  Proper design            01/01/70 00:00      
                     some of my definitions            01/01/70 00:00      
                     Me thinks...            01/01/70 00:00      
                        the real point            01/01/70 00:00      
            More advice            01/01/70 00:00      
               Does that mean, that...            01/01/70 00:00      
                  It's the designers responsibility            01/01/70 00:00      
                     No joke, but...            01/01/70 00:00      
                  EMI and 2 layers            01/01/70 00:00      
                     Yes, for tiny projects...            01/01/70 00:00      
               that something is possible/done succesfully            01/01/70 00:00      
   Show us your design...            01/01/70 00:00      
      Why? You want to make fun of it? :)            01/01/70 00:00      
         Or            01/01/70 00:00      
            You mean...            01/01/70 00:00      
               I do not know what Steve ment            01/01/70 00:00      
               Yes !            01/01/70 00:00      
         how about a schematic            01/01/70 00:00      
            Relays            01/01/70 00:00      
               Even then...            01/01/70 00:00      
         From what I can see            01/01/70 00:00      
            Mostly agree.            01/01/70 00:00      
               Layers, layouts...            01/01/70 00:00      
                  are you serious, or did you forget            01/01/70 00:00      
                     Sorry, I forgot...            01/01/70 00:00      
                     Is it good?            01/01/70 00:00      
                        Just a few points.            01/01/70 00:00      
                           I believe you!            01/01/70 00:00      
                        No harm, usually            01/01/70 00:00      
                  Separate Ground Planes            01/01/70 00:00      
                     Inter-plane coupling            01/01/70 00:00      
                     Cable entry point            01/01/70 00:00      
                        Thanks            01/01/70 00:00      
            what I do ..            01/01/70 00:00      
            half measures            01/01/70 00:00      
            Taking notes...            01/01/70 00:00      
               the downfall of many            01/01/70 00:00      
               Do some tests            01/01/70 00:00      
                  This can be deadly!            01/01/70 00:00      
                     Deadly?            01/01/70 00:00      
                        I'm sorry...            01/01/70 00:00      
         Farshad, I would never make fun of it!            01/01/70 00:00      
            Very Informative            01/01/70 00:00      
               Decoupling            01/01/70 00:00      
                  Thank you!            01/01/70 00:00      
               and not a word about 4 layers            01/01/70 00:00      
   paralelling            01/01/70 00:00      
      Why not using 10µF/10V/X5S ceramics?            01/01/70 00:00      
   more information?            01/01/70 00:00      
      Schematics would not be very "helpfil"            01/01/70 00:00      
      More information            01/01/70 00:00      
      The best stuff I have ever seen is...            01/01/70 00:00      
         Sorry, I forgot, that you must suscribe first...            01/01/70 00:00      
      John, I have seen....            01/01/70 00:00      

Back to Subject List